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ANALYTICAL DESIGN OF A PARASITIC-LOADING DIGITAL SPEED CONTROLLER 
FOR A 1100-HERTZ TURBINE-DRIVEN ALTERNATOR 
by Bill D. Ingle and John P. Ryan* 
Lewis  Research  Center 
S UMMA  RY 
In dynamic  space  power  systems, a speed  controller  maintains  the  speed of the 
turbine-driven  alternator  within  specified  limits by maintaining a balance  between  the 
alternator input power and  the  alternator load. Previous  speed  control  systems have 
utilized  analog  control  logic  and  phase-controlled  power-output  stages. A digital  speed 
controller  for a 400-hertz  power  system  was  analyzed as part of a continuing  effort  to 
apply  the  state-of-the-art  control  techniques as they  become  available.  This  investiga- 
tion  was  limited  to a mathematical  analysis of the  performance  characteristics of the 
digital  speed  controller.  The  digital-speed-controller  hardware has not been  fabricated. 
The  analysis of the  power  generating  system,  including  the  digital  speed  controller, is 
recommended  for a later study.  The  digital-speed-controller  design as discussed  in 
this  report  utilizes  digital  logic  in  applying  step  loads  to  the  alternator. T h e  step  loads 
conduct for a full half wave starting at either  zero or 180 degrees.  The power-output 
stages apply power in  discrete  balanced,  three-phase  increments.  The  design  effort 
required  to  adapt  this  speed-controller  concept  for  operation at a  higher  line  frequency 
and at  a lower power level  per  speed-controller load step is also  discussed. 
The  change  in  line  frequency  resulting from a 100-percent  change  in  useful  system 
load is 0.02 percent of rated.  The  time  required  for the speed  controller  to  respond  to 
a change  in  input  frequency is nominally 50 milliseconds. 
The  digital  speed  controller  will,  however,  produce a power  fluctuation on the alter- 
nator  output.  This  fluctuation  appears  in  the power generating  system as a voltage modu- 
lation  and as a frequency modulation. This  characteristic is typical of speed  controllers 
utilizing  power-output stages  in which turnon is initiated at either  zero of 180 degrees. 
The  level of modulation  can  be  readily  controlled by proper  selection of the power rating 
of the  individual  parasitic-load  steps. 
* Associate  Professor of Electrical  Engineering  Technology,  Purdue  University, 
Indianapolis Regional Campus, Indianapolis, Indiana. 
INTRODUCTION 
The  Lewis  Research  Center is currently  investigating  several  concepts  for  the  gen- 
eration of electric power for space applications (refs. 1 to 4).  These space power sys- 
tems include a parasitic-loading  speed  controller  for  the  purpose of maintaining  the 
speed of a turboalternator within specified  limits. A digital  speed  controller  was  ana- 
lyzed  for  use  in  these  400-hertz  turboalternator  power  systems,  and  the  results of this 
analysis are presented  in  this  report. 
In  these  power  systems,  turbine  power is nominally a constant,  the  speed of the 
turboalternator (and system  frequency)  being  controlled by maintaining a balance  between 
the power input to  the  alternator and  power  in  the  alternator  load.  The  power  in  the al- 
ternator load is composed of the  system  useful  load  (that  power which is available  to  the 
user of the  power  system)  and  that  load on the  alternator  required  to  maintain  the  system 
functions such as power conditioning, voltage control, and speed control. The control 
and  power-conditioning  functions  effectively appear as parasitic  loads on the  power  gen- 
erating  system. 
Previous  power  generation  systems  have  included  an  analog  type of speed  control  in 
which phase-controlled  power -output stages have  been  used (refs. 5 and 6) .  The  analy- 
sis of the  digital  speed  controller  was  initiated as part  of a continuing  effort to  investi- 
gate  the  state-of-the-art  control  techniques as they  become  available. 
The  digital  speed  controller  compares  the half period of the  alternator  frequency 
with a fixed time  reference, after a fixed  delay.  The  controller  then  applies a balanced 
three-phase  parasitic  load  to  the  alternator as a function of the  magnitude of this  time 
difference. The parasitic load is applied in discrete steps. The step loads conduct for 
a full half wave starting at either  zero or 180 degrees of the  line  voltage  wave,  referred 
to in this  report as zero-degree firing. 
The  digital-speed-controller  hardware  has not been  fabricated;  therefore, all per- 
formance  information  presented  in  this  report is based on computation.  There are de- 
sign  characteristics  in  this  type of digital  speed  controller which may ultimately  be 
cause  for  concern.  These  characteristics are the  degree of adaptability for operation in 
higher  frequency (fline > 400 Hz) power systems  and at a lower  power  level  per  speed- 
controller  load  step.  The  step  application of parasitic  load  could  generate both voltage 
and frequency modulation on the  power  system output bus.  These  effects are discussed 
in  more  detail  in  the  section PROPOSED SPEED-CONTROLLER CIRCUIT. 
The  analysis of the  digital  speed  control is preceded by a general  discussion of the 
control  concept as applied  in  this  design and is followed by a detailed  review of the  indi- 
vidual speed-controller subcircuits. The effects of various  circuit  design  parameters 
on the  performance of the  speed  controller are discussed,  and  then  the  effects of 
various  system  design  parameters  on  the  performance of the  speed  controller are dis- 
cussed. 
2 
S PEED-CONTROL SYSTEM 
The  control of speed  (line  frequency)  in  the  dynamic  energy  conversion  systems  be- 
ing  investigated at Lewis typically  consists of an  electronic  speed  controller  applying 
parasitic load to a turbine-driven  alternator.  Parasitic-loading  speed  controllers  main- 
tain a balance of output  power on the  alternator  such  that  the  parasitic  load  applied by 
the  speed  controller  plus  the  power  dissipated in the  useful  (system)  load  equals  the 
power  developed by the  turbine  (less  system  losses).  Figure 1 is a block diagram of a 
typical power generation  system. 
The  parasitic  load  in  the  digital  speed  controller is applied as blocks of three-phase 
power, as illustrated  in  figure 2. The  digital  system  will  produce a change  in  the  mag- 
nitude of the  line  voltage  in  proportion  to  the  amount of parasitic power  being switched 
~ A l ternator I 
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Figure 1. - Block diagram of parasitically loaded dynamic power generation system. Sum of 
useful  and  parasitic  power i s  constant. 
Line frequency, Hz 
Figure 2. - Parasitic-loading  characteristic  of  digital 
speed control ler. 
I .  
3 
per  load  step  in  relation  to  the  alternator rating. This  assumes  the  voltage  regulator 
will not respond fast enough to  correct  for  these  voltage  variations.  The line voltage 
variation will be a minimum  for  useful  loads  that  require  an output line  frequency which 
corresponds  to one of the  fixed  parasitic-load-step  turnon  frequencies, as shown in  fig- 
ure 2.  The  maximum  voltage  variation will occur  for  useful  loads which require  an out- 
put line  frequency  between  these  parasitic-load-step  turnon  frequencies.  This  voltage 
variation  will  effectively  appear  in  the  system as line  voltage  modulation. 
The  loading characteristic of the  digital  speed  controller  will  also  include a 
frequency  -dependent  component. This  frequency  component will effectively  appear in 
the  system a s  frequency  modulation. 
The  design of the  speed  controller  emphasized  the  use of medium-speed,  digital, 
integrated  circuit (IC) modules  where  possible.  In  general,  the faster the  rated  oper- 
ating  speed of an IC module,  the  lower  the  operating  signal  level  and,  also,  the  signal- 
to-noise  ratio. A low signal-to-noise  ratio  increases  the  possibility of circuit  mal- 
function.  The  specific  design  goals  for  the  digital  speed  controller are itemized  in 
table  I.  These  goals  generally  represent  the  state of the art for  exiting  analog  speed 
TABLE I.  - DESIGN GOALS FOR DIGITAL SPEED CONTROLLER 
Nominal frequency, Hz 
+O. 08 to -0.00 Frequency range, Hz 
400 
- 
Frequency  recovery  time (100 percent  load  change),  msec 
Minimum  number of three-phase  PLR's 
Parasi t ic  power rating, kW 
Line  voltage  (three-phase) 
575 
8 
50 
120/208 1 Voltage modulation without voltage regulator compensation, percent I 51 
controllers. The  exceptions are the  frequency  range  and  the  parasitic power rating. 
The  power rating  has  been  increased  to  reflect  the  trend of future  space power gener- 
ating  systems, while the  decrease  in  frequency  range is an  attempt  to  illustrate  the  in- 
herent  state-of-the-art  capabilities of digital  systems. It is recognized  that  the  system 
gain, a s  reflected  in  this  value of frequency  range, could present a stability  problem. 
However,  preliminary  computations  indicate  that  the  speed-controller  design  being  pre- 
sented  here would be stable. 
In  using  digital-type  logic, the alternator  line  frequency signal is modified by the 
various  subcircuits as the  signal  progresses  sequentially  from  the  comparator  to  the 
power-output stage and  parasitic-load  resistors.  The  various  subcircuits of the  digital 
speed  controller are activated and subsequently reset by a timing  signal  in  order  to ob- 
tain  this  sequential  transfer of information. 
4 
An abbreviated  block  diagram of the  digital  speed  controller is shown in figure 3. 
This figure will permit  the  circuit philosophy to  be  discussed  prior  to  the  detailed  dis- 
cussion of the  controller.  The  digital  speed  controller  functionally  consists of a fre- 
quency reference, a deviation error  detector, a period  counter, a low-frequency  detec- 
tor ,  a  magnitude error  detector, a decoder,  and  multiple  three-phase  power-output 
stages. 
Low-frequency -- detector 
Magnitude 
error detector Decoder 
- 
Period 
counter t 
I I I c output stage 
i i  
I I  
figure 3. - Abbreviated block diagram for digital speed controller. 
The input line  frequency  to  the  speed  controller is converted  into a square wave to 
obtain  an input signal which is compatible with the  digital  logic  concept. 
The  line  frequency  signal is compared with a constant-frequency  reference.  A ser- 
ies of rectangular  pulses is obtained  which is the  difference  between  these two inputs. 
This  difference  signal is used  to  gate a high-frequency  square-wave  generator.  These 
high-frequency  pulses a r e  sampled following a  fixed  delay after initiation of the  pulse 
series. The  number of high-frequency pulses  gated  during  the  period following the  delay 
is proportional  to  the  frequency e r ro r  between  the alternator and the  constant-frequency 
reference.  The  high-frequency  pulses  determine which  power-output stages and conse- 
quently which parasitic-load  elements are connected to  the  alternator power  bus.  Eight 
parasitic power levels  can be  obtained  in  this  design by the  use of five  power-output 
stages.  This is accomplished as a result of having  combined  the  advantages of binary 
control with a special  decoder.  The  parasitic-load  elements on the  power-output stages 
will, as a result, have unequal power ratings. The special decoder will, however, per- 
mit  the  individual  load  elements  to  be  used  for  approximately  the  same  number of 
parasitic -load levels. 
A s  stated at the  beginning of this  section, a series of rectangular  pulses is generated 
as a result of comparing  the  alternator signal with the  frequency  reference.  This re- 
sultant  signal exists for  alternator  frequencies below the  reference  frequency as well as 
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for  alternator  frequencies  above it. As  such, the loading characteristic of figure 2 
would be folded about  the  ordinate axis. The  speed  controller  must  therefore be  inhibi- 
ted  for  alternator  frequencies below the  reference. 
The  timing  signal is generated  from  the  alternator  line  frequency.  The  timing  sig- 
nals  in  this  report are referred  to as a period count of nT,  for  example  16T, which 
indicates  the  period of the  positive  portion of the nth cycle of the  alternator output wave. 
This is illustrated  in  sketch (a). 
Line 0 
frequency 
Period  count, 
16T 
In addition, a timing  function is generated which subdivides a particular  period of 
alternator  line  frequency  into  1-microsecond  increments. For example, the period count 
of 17TR1 is generated 1 microsecond  after  the  initiation of the 17th cycle of the alter- 
nator output wave. The duration of the period count 17TR1 is 1 microsecond. The 
period count of 16T and 17TR1 in the example was selected for convenience only. In 
this  digital-speed-controller  concept,  several  period  counts are generated  during  the 
time  required for one complete  cycle of speed-controller  operation. 
One  cycle of speed-controller  operation  (referred  to as a sampling  cycle) is defined 
as the  number of cycles of alternator  line  frequency which occur  between  the  application 
of a given  value of parasitic load  and the  subsequent  reapplication of a given  value of 
parasitic  load. 
A very  general  description of a typical  parasitic-load  change would involve  the fol- 
lowing sequence of events: 
(1) Assume one parasitic-load  element is connected  to  the  line and the  alternator 
line  frequency  has  increased  because of a reduction  in  useful  load. 
(2) The error  (difference)  signal would increase at the  comparator output (see 
fig. 3). 
(3) The  positive  portion of the 16th error  signal would be  filled with high-frequency 
(1 -MHz) pulses. 
(4) The  number of high-frequency pulses as stored in the  error  detector  circuit 
would increase. 
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(5) The new e r ro r  count would be  applied, 
stages. The output stages would in  turn apply 
quired. 
through  the  decoder,  to  the  power-output 
the  number of parasitic-load  steps as re- 
(6)  The  next cycle of operation would be  initiated  to  determine  the  next  error  pulse 
count, and the  sequence would be  repeated. 
A  detailed  discussion of the  sequence of events is presented  in  appendix  A. 
CONCEPTUAL SPEEDXONTROLLER CIRCUIT 
A block  diagram of a digital  speed  controller is illustrated  in  figure 4. The  descrip- 
tion of this  speed  controller  has  been  abbreviated  to  simplify  the  presentation, and as 
such  represents only a concept. Shown in  figure  4 are the  major  circuit  functions which 
make  up  the  conceptual  speed controller. 
A speed-controller  design  such as would be proposed  for  use  in a space power gen- 
erating  system is discussed  in  the  section PROPOSED SPEED-CONTROLLER  CIRCUIT. 
The  frequency  reference  consists of a 5-megahertz  free-running  crystal-controlled 
oscillator  in which the output is counted down to obtain  a  1-megahertz output signal (re- 
ferred  to as the  subcarrier) and a 400.00-hertz  reference  signal.  The  number of 
1-megahertz  pulses at the  input to  the magnitude error  detector  determines  the amount 
of parasitic load to  be  applied  to  the  alternator. The  400.00-hertz  reference is com- 
pared with the  alternator  line  frequency  to  generate a series of rectangular wave pulses. 
The  16th  positive  pulse gates  the output of the  1-megahertz  signal.  The two  divide 
counters are synchronized with the  alternator  line  frequency.  The  synchronization  takes 
place at the  leading  edge of the  alternator  line  frequency  signal.  The  counters are syn- 
chronized  to  reduce  the  frequency  drift in the speed  controller.  This  subject is dis- 
cussed  in  detail  in  the  section PROPOSED SPEED-CONTROLLER CIRCUIT. 
The  deviation error  detector  basically  consists of a  comparator, a subcarrier  gate 
circuit, and a  sampling  period  gate  circuit.  The  detector  utilized  differential  amplifiers 
and  logic-type NAND circuits.  The  deviation  error  detector  forms  the  pulse  error count 
signal which is described by the  Boolean  expression (16T) ( E + )  (fsc), where (fsc) is the 
1-megahertz  frequency of the  subcarrier. The  pulse e r ror  count  signal  determines  the 
parasitic-load  level  applied  to  the  alternator output.  The detector  also  separates  the  dif- 
ference error signal 2 into the positive and negative (inverted) components, E+ and 
E , respectively. 
The fline period  counter  generates  the  various  timing  functions  for  the  speed  con- 
troller.  Specifically,  the  period  counter (1) resets the  various  logic  functions  necessary 
to  maintain  a  continuous flow of e r r o r  information  into  the  power-output  stages, (2) de- 
termines the  gating time  for  the  pulse  error count signal,  and (3) reinitiates  successive 
sampling  cycles  to  provide  continuous  sensing of the  alternator  line  frequency.  The 
- - 
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Figure 4. - Block diagram for  digital speed controller (conceptual). 
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error  signal is counted during  the  16th  cycle of the  alternator  line  frequency.  This 
16-cycle  delay  in  sampling  the  period  count  generates a 1-megahertz  error  pulse  for 
each unit of parasitic load.  For  example,  8  error  pulses  in  the  deviation  error  detector 
will  apply  8 units of parasitic  load. 
The  magnitude error  detector  includes  temporary and  permanent  storage  registers. 
The  temporary  storage  subcircuit  provides a binary  logic  output as a function of the 
series of error  pulses which are generated by the  deviation error  detector.  The  tem- 
porary  storage  subcircuit  functionally  determines  the new loading  data  for  the  speed 
controller while the  permanent  storage  subcircuit  retains  the  previous  error loading 
data. 
The new loading  data are transferred  from  the  temporary  storage  to  the  permanent 
storage on command from  the fline period  counter.  The  data  transfer  occurs  in  the 
period (17TR2)  following the  determination of the new speed  error. 
The  output of the  permanent  storage  subcircuit is in the  form of binary  logic.  The 
parasitic-load  element  usage  factor is quite low for a power-output stage if based on the 
binary  concept. Usage factor is the  ratio of the  number of discrete  parasitic-load  levels 
in which a particular load  element is used  to  the  total  number of discrete  parasitic-load 
levels  in  the  system.  This  usage  factor  becomes  more  critical in systems  requiring  an 
overload capability, a s  is the  case  in  turbine-driven  alternator power systems. (Pre- 
vious power systems have  included a 1.8  per unit  overload  capability .) An additional 
problem of binary  loading systems is the wide range of power ratings  for  the  parasitic- 
load  elements  in  an  operating power system.  For  example,  using a binary  load  range of 
15,  the power rating for the  parasitic-loading  elements would vary  over  an  8  to 1 range. 
Assuming  the  elements  to  be  designed on the  basis of a constant  power  dissipation  per 
unit of surface,  the  packaging of such  a  parasitic-load  assembly would be  simplified by 
reducing  the power range of the  elements. 
A s  a result of these  considerations,  a  special  decoder  was  designed which limits  the 
power range of the  elements  to 2 to 1 and provides a load usage for all elements  between 
50 and 62 percent of the  loading  conditions. 
Each  power-output  stage  in  the  speed  controller  consists of three  single-phase  full- 
wave silicon-controlled-rectifier (SCR) power stages and includes  the SCR firing  logic 
(gate  control).  The SCR gate  power is controlled by a solid-state  firing  circuit  utilizing 
a pulse  transformer and a solid-state  one-shot  multivibrator.  The  one-shot  multivi- 
brator  limits  the  average  gate power dissipation while delivering high-peak gate  power. 
This SCR control  technique  improves  the  power-output stage reliability. 
E+ pulses  and  the  number of E- pulses  in  the  comparator output signal  through  the 
positive  portion of the  16th  period of alternator  frequency.  For  alternator  frequencies 
equal  to or higher  than  the  reference,  the  number of E+ pulses  and  the  number of E- 
The  low-frequency  detector  inhibits  the  speed  controller by counting the  number of 
9 
pulses will be  the  same.  For  alternator  frequencies below  the  reference,  the  number of 
E pulses will outnumber the number of E+ pulses. The digital comparator in the low- 
frequency  detector  provides  an output signal only for inputs of line  frequency greater 
than  the  reference  frequency. 
- - 
The  digital  comparator  in  the  low-frequency  detector  provides  an output signal only 
for  inputs of line  frequency  equal  to or greater  than  the  reference  frequency. 
The  sequence of operation  for  the  various  subcircuits within the  speed  controller 
can  best  be explained by referring  to a timing  chart as illustrated  in  figure 5. The  com- 
plete  timing  function is provided by the fline period  counter  and  the  strobe  generator. 
The  period  counter  counts  through  17  cycles of the  alternator  line output frequency. Af- 
ter 17  cycles  the  system is reset   to  zero,  and  the  logic starts a new sampling  cycle. 
The  strobe  generator  subdivides  the  positive  portion of specific  alternator  periods  into 
1250 increments as needed to generate the R1, R2, and R3 components of the 17TR1, 
17TR2, and 17TR3 reset  pulses.  This function permits the sequential operation 
of various reset functions within  one period of the  alternator output.  At  the start of a 
sampling  cycle  (the  leading  edge of lT),  the  period  counter,  the low-frequency detector, 
and the reference frequency subcircuits a r e  turned (gated) on. These  three  subcircuits 
will  provide  information as to  the  magnitude of the  frequency e r ro r  and the  polarity, 
that is, whether  the  alternator  frequency is above  the reference or below it. At this 
R3 
Period  counter 
01 
~~~~ 
Count 
~~ 
U Count 
RO R3 
Stroke  generator 
Temporary  storage 
~ . "~ 
~~ 
1 15  16 
0- 
1 
Prev ious  er ror  data New e r ro r  data 
16. 5 RJrTransfer 
" _ _ ~ ~ ~  ~" - - 
~ 
Low-frequency  detector O 1 u n t  1 Count 
R c J r a n s f e r  
Permanent  storage 0 Prev ious  er ro  data f l  New e r ro r  data . "~ ~ " 
R2 ,rTransfer 
Previous  error data 
Special  decoder 0 
Power  stage 
New e r ro r  data 
1 R2 - 
0- Previous  load data u New  load data 
1 R3 
Reference  frequency 01 G a t e d a  Gated on 
Figure 5. -T im ing  chart for digital speed control ler. 
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time  (the  leading  edge of lT) ,  it is noteworthy  that  the  temporary and permanent  storage 
subcircuits as well as the  decoder and  power-output stages  contain  the  logic  information 
generated  during  the  previous  sampling  cycle. 
At the  beginning of the  15th  period  count (15T), the  temporary  storage  subcircuit is 
reset to  zero in preparation  for  the new frequency e r r o r  data to  be  entered at the  begin- 
ing of the  next  period  count  (16T). In addition  to  the new error  data  being  entered  into 
the  temporary  storage,  the low-frequency  detector is gated off, and  the  information 
contained  therein is stored  until  also  transferred  to  the  temporary  storage  subcircuit. 
The  strobe  generator  which  provides  gating  pulses  every 1 microsecond is gated on 
during  the  positive  part of the 17th period (17T). The first reset pulse (17TR1, 1 psec 
after  the start of the  17th  period of the line frequency)  transfers  the low-frequency data, 
while  the  second reset pulse (17TR2) transfers  the  frequency  error  data  to  permanent 
storage.  The  data  transferred  to  the  permanent  storage  subcircuit are transmitted  to 
the  decoder  immediately. A delay of approximately 35 nanoseconds is actually  incurred 
in this  transfer, which is the  propagation  delay of the  subcircuit. A discussion of the 
effect of these component  delays is presented in the  section  Propagation  Delays  Associ- 
ated With  the  Deviation Error Signal.  The  loading  information  which was  transferred 
into  the  temporary  storage  subcircuit at the  leading  edge of 16T is transferred  to  the 
SCR power-output stages at 19TR2 only during  the first sampling  cycle.  This  function 
was  introduced  to  prevent a false application of parasitic load  during  an  initial  turnon 
transient.  After  the first sampling  cycle,  the  load e r r o r  is transferred  to  the SCR's at  
17TR2. Timing  sequences not shown in  figure  5 are the  delays  for  the  various power 
supplies  which  are  required  for  the  clock  reference,  the  logic  circuits,  and  the SCR 
firing  circuits.  This  includes  the  delay  provided  for  initial  reset of the  speed-controller 
logic.  Initial  reset  removes all binary  logic  data  which may  have been  retained by the 
speed  controller following the  previous  test  run. 
A detailed  discussion of the  signal  flowwithin the speed  controller is presented in 
appendix A for  the  speed  transient  generated by the  application of useful  load. 
Subcircuit  Analysis 
A detailed  discussion of each  speed-controller  subcircuit is presented in this  sec- 
tion.  The  complete  circuit  schematic  including  the  timing  diagram is shown in  appen- 
dix A .  
Reference .. ~ frequency  subcircuit. - The  reference  frequency  subcircuit  consists of a 
5-megahertz  free-running  crystal-controlled,  temperature-controlled  astable  multivi- 
brator  (clock), a synchronous  divide-by-5  counter,  and a synchronous divide-by-2500 
counter.  The  free-running  astable  multivibrator  frequency  source  (5 MHz) was chosen 
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to  permit a long-term ( 2 5  yr)  speed-controller  system  frequency  stability of 1 part  in 
lo6. Stability as used  here  encompasses all the  parameters  (fabrication,  thermal, 
aging,  etc.) which cause  the  oscillator  frequency fosc to  deviate  from  the  design  value. 
To  obtain  this  long-term  stability,  the following features must  be  incorporated  into  the 
design of the  oscillator: 
(1) Crystal  control 
(2) Temperature  control 
(3) Astable  operation 
(4) 72-Hour initial  settling  time 
The  multivibrator  frequency  stability is specified as 1 part  in l o l o ,  which remains rea- 
sonably  constant following initial startup.  The  frequency  error at startup is expected to  
be  less  than 1 part  in  10 and  will reach  design  level at approximately 72 hours. 5 
The  synchronous  divide-by-5  counter  provides a subcarrier  frequency fsc of 1 meg- 
ahertz which is gated on periodically.  The  selection of 1 megahertz as the  subcarrier 
frequency  permits  the  use of medium-speed  digital  logic  modules  having a cutoff fre- 
quency of 2 megahertz. The synchronous divide-by-2500 counter provides a synchronous 
reference  frequency of 400.00 which is compared with the  alternator  line  frequency.  The 
multivibrator  frequency is gated  into  the  divide-by-5  counter at the  beginning of the first 
period of the alternator output wave (1T) and is gated off at 17TR3. Both counters 
(divide by 5 and 2500) are synchronous  counters (ref. 7). By using synchronous 
counting, the  propagation  delay of the  circuit  can  be  reduced  to  the  delay of one flip- 
flop  (typically 35 nsec).  This  means  that.  the  nominal  delay  between the  5-megahertz 
leading  edge  and  the  1-megahertz  leading  edge,and  the  delay  between  the  l-megahertz 
leading  edge  and  the  400-hertz  leading  edge qre each  35,nanoseconds  (max 80 nsec). 
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also apply to  the  accuracy of the  subcarrier (1 MHz) and  the  reference  frequency 
(400 Hz) except  for  the  constant  propagation  delay of 35  nanoseconds.  This  timing  ac- 
curacy is important  because  the  speed  controller  relies on the  time  relation  between  the 
subcarrier  frequency and  the 16th positive  portion of the  alternator line frequency fline 
to  generate  a  frequency  error between  the  line  frequency  and  the  reference  frequency. 
The  logic circuits  used  for  the  divide-by-5  counter are transistor-transistor-logic  (TTL) 
circuits  because of the  5-megahertz input frequency.  The  TTL  circuits have a typical 
cutoff frequency of 35 megahertz.  The  logic  circuits which make up the divide-by-2500 
counter are  diode-transistor-logic (DTL) circuits which have a typical cutoff frequency 
of 2 megahertz. 
The frequency  stability of the  multivibrator  frequency  source (1 part  in 10 ) will 
Deviation error  detector. - The  deviation error  detector  consists of two differential 
amplifiers and several logic NAND circuits.  The  functions of the  deviation  error  detec- 
12 
shown in  figure 6. The  detector  provides  the following functions: 
Generates the error signal 2 proportional to the period of fline - fref for a 
Generates  an  inverted  error  signal E' in  correspondence with the error  sig- 
Generates the component parts E+ and E; of the error  signal by eliminating 
specific  period count 
nal it 
the negative portion of 2 and E' 
Forms the pulse e r ro r  count  signal  in  conjunction with the fline period  counter 
and  the  1-megahertz  subcarrier, which is described by the following  Boolean 
expression: 
Pulse e r ro r  count = (16T)(c+)(fsc) 
where fsc is the frequency of the subcarrier. The deviation error detector separates 
the bipolar difference signal 8 into i ts  component parts E+ and 7 and fills the 16th 
"_ Funct ions by other  modules 
Ser ia l   e r ro r  
c i rcu i t )  
Figure 6. - Block diagram  for  deviation  error  detector. 
E+ signal with 1-megahertz  pulses. For a specific  period  count,  the  time  duration of the 
E" signal is porportional  to  the  difference  in  period  between  the  reference  frequency 
(400.00 Hz) and the  alternator  line  frequency fline. By gating on the  subcarrier (SC) 
only during  this  difference  time, a number of pulses are generated.  This  number is pro- 
portional  to  the  frequency e r ro r  and is termed  the  error  pulse  count.  The  circuit 
module, NAND gate 11 (fig. 6),  digitizes  the  frequency  error.  Table II lists the  error 
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TABLE 11. - DEVIATION  ERROR DETECTOR  OPERATION 
Frequency, Hz T 
fief 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
400.00 
fline 
400.10 
400.09 
400.08 
400.07 
400.06 
400.05 
400.04 
400.03 
400.02 
400.01 
400.00 
399.99 
399.98 
399.97 
399.96 
399.95 
deviation, 
HZ 
0.10 
.09 
.08 
.07 
.06 
.05 
.04 
.03 
.02 
.Ol 
. 00 
-. 01 
-. 02 
-. 03 
-. 04 
-. 05 
count 
8 
8 
8 
7 
6 
5 
4 
3 
2 
1 
0 
1 
2 
3 
4 
5 
PLR 
!oad 
mi t s  
8 
8 
8 
7 
6 
5 
4 
3 
2 
1 
a O  
aO 
aO 
aO 
aO 
aO 
T Time  duration of 16th E" 
signal, 
nsec 
- ~ ~- 
~~~~~ ~ 
9685 
8716 
7748 
6780 
5811 
4843 
3874 
2906 
1937 
968 
0 
968 
1937 
2906 
3874 
4843 
~~ 
aPulse  count is inhibited  and  permanent  storage is reset   to  
zero  for  any fline < fref.  
count assignments with the corresponding 16th E+ time duration. The following calcu- 
lations illustrate the previous discussion. The time duration of the first E+ signal (posi- 
tive  part)  for  an  error  pulse count of 1 is 
400.00 (fie$ 
400.01 (assumed fline) 
Time  duration of 
f i r s t  E+ signal, 
nsec 
-. 
~~ 
1 250 000.000 
1 249  968.750 
Difference 31.25 
The  time  required  for  an  error  pulse count of 1 is 1000 nanoseconds.  This  includes  the 
positive  part  and  dwell  time o r  zero  part, as indicated  in  sketch (b). 
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Since  the  duration of an  error  pulse  increases  31.25  nanoseconds  each half cycle,  the 
number of complete  cycles  required is 
'Oo0 nSec = 32 half cycles 
31.25  nsec 
= 16  complete  cycles of alternator  line  frequency 
Actually,  the  period count of 16T  utilizes  line  frequency half cycles  through  the  31st. 
The  effect on system  performance of the computed  number of half cycles and  the  actual 
number  being  different is insignificant when considered with the  delay at the start of an 
error  pulse 2. This  error is of the  order of 100 nanoseconds and is discussed  further 
in  the  section FREQUENCY  ERROR  ANALYSIS. 
Low-frequency detector. - The low-frequency detector stores the number of E+ 
pulses  and  the  number of 7 pulses which occur  during  the  time  interval  starting with 
the  leading  edge of the first period (1T) and continuing through  the  positive  portion of the 
16th  period,  16.5T, which is defined as the  leading  edge of the zero  portion of the  16th 
period of the alternator  line  frequency.  These  pulse  numbers are then  compared  in a 
digital comparator. If the E+ number is equal to the E- number, the signal fline 
exists which will permit  the  error  data  in the temporary  storage  subcircuit  to be 
transferred into the decoder. If the E" number is less than the E- number, the trans- 
fief 
fer of error  data  from the temporary  storage  subcircuit will be  inhibited.  The  lack of 
error  data  transfer will cause  the  speed  controller  to  remove all units of load from  the 
alternator  line. The  low-frequency  detector is required  because  the  error  pulse count 
signal  occurs  for  line  frequencies below as well as above  the reference  frequency 
(400.00 Hz), as can  be  seen  from  table II. For example,  the  same  pulse  error count is 
obtained for a frequency  deviation of both 0.02 and  -0.02 hertz.  Figure 7 shows  the 
positive pulse count E+ and the inverted negative pulse count 7 for  these two condi- 
tions, fline 2 fref and fline -= fief. The waveform for 7 is shown as a series of 
positive  pulses.  The  sequence of operation  for  the  low-frequency  detector is itemized 
for  these two  conditions: 
For fiine 2 fief, 
(1) The number of E+ pulses equals the number of E- pulses during the 16th period 
count. 
(2) Item (1) causes A 2 B output to be true at 17TR1. 
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I 
,-NAND 
I n h i b i t  data 
c i r c u i t  
n n n n n n n n n n n n n n n n n  
1 2  3 4 5 6 7 8 9 1 0 1 1 1 2 U 1 4 1 5 1 6  
1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 5 1 6  
n n n n n n n n n n n n n n  
1 2  3 4 5 6 7 8 9 10 11 1 2 1 3  1 4 1 5  
1 2  3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5  A L L  
Figure 7. - Low-frequency detector operation. (Asterisk denotes leading edge. ) 
(3) The signal A 2 B does not trigger multivibrator FF3 (fig. 7). 
(4) FF3Q remains at a false level (0 V). 
(5) Consequently, the temporary storage is'not reset. The error pulse count 
which was loaded in at the  previous  (16T)( €3 is transferred into  the  permanent  storage 
at 17TR2. 
For fline -= fief, 
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(1) The number of E+ pulses is less than the number of E- pulses during the 16th II , , 
period  count. 
(2) Item (1) causes A I B output to  be false at 17TR1. 
(3) The signal A 2 B triggers FF3 (fig. 7). 
(4) FF3Q changes  from  the false level (0 V) to a true  level (+ V). 
(5) Consequently,  the temporary  storage is reset to  zero, and  the e r ro r  pulse count 
which was loaded at the  beginning of the  previous  16T is removed. 
(6) The zero  error  pulse count is transferred at 17TR2,  and all parasitic  loads  are 
FF2 allows the E+ and 7 pulses to be counted from 1T (leading edge) until the 
removed  from  the  alternator. 
occurrence of the leading edge of 16T. 
Magnitude error  detector. - The  magnitude error  detector  includes  temporary and 
permanent  storage  registers. The  temporary  storage  subcircuit  accumulates  the  pulse 
e r ror  count  and converts  this  pulse  error count from serial input to  parallel  binary  out- 
put. 
The  permanent  storage  subcircuit is required  to  store  the  pulse  error count from 
17TR2 until the next 17TR2. Essentially, while the temporary storage is changing from 
one  value of e r ro r  count to  another  value of e r ror  count,  the  permanent  storage is pro- 
viding a constant e r ror  count to  the  power-output stages.  Table 111 lists the  equivalen- 
TABLE III. - INPUT-OUTPUT 
EQUIVALENCIES FOR TEM- 
PORARY STORAGE 
COMPONENT 
Serial  igput, 
(16T)(~+)(8)(f,,), 
pu l se   e r ro r  count 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
... 
Parallel  output 
Equivalent value I 1 
0 
0 
1 0  
1 0  
i 0 0  
0 0  
0 0  
0 0  
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cies between  the  incoming e r r o r  pulse  count  and  the output binary  count. An e r r o r  pulse 
count greater  than or equal to  8 causes  the  speed  controller  to saturate at 8 units of 
load.  As shown in  figure  8, when the output of the  temporary  storage  reaches a count 
of 8 (NAND gate 2), then FF1 inhibits NAND gate 1 and  the  temporary storage output re- 
mains at a count of 8. FF1 is reset  at the  leading  edge of lT ,  and  the  sequence repeats 
Temporary  storage 
I 
Reset signal 
(fSJ (W) 
Permanent  storage 
Output  data 
Figure 8. - Block diagram for  magnitude  error detector. 
itself during  the  next  sampling  cycle.  From  figure 5, the error count is stored  in  the 
temporary storage register from the leading edges of 16T to 15T. The error count is 
erased,  temporary  storage is reset   to  0000 from  the  leading  edge of 15T to  the  leading 
edge of 16T. The pulse e r r o r  count is transferred at 17TR2 and stored in the perma- 
nent storage. This 15T reset serves an additional function. Table 11 illustrates the 
ambiguity of the  magnitude  pulse e r ro r  count,  namely,  the  inability of the  magnitude 
e r r o r  detector  to  determine  frequency  polarity. If the  alternator  line  frequency is less  
than  the  reference  frequency (400.00 Hz),  the  signal fline 2 fref from the low-frequency 
detector is zero  volts, which inhibits NAND gate 1, as discussed previously. At the 
next  15T  (leading  edge),  the  temporary  storage is reset to 0000, and this error pulse 
count (0000) is then  transferred  into  the  permanent  storage. 
Decoder. - The  special  decoder  (ref. 8) is required  to  increase  the  utilization of the 
parasitic-load  resistors and to  minimize  the  load  error  in  the  event of a malfunction of 
one of the SCR circuits.  The  transformation of the  binary e r r o r  count signal  into  the 
special  code is illustrated  in  table IV. For  example,  the Boolean transmission  equation 
for 1 unit of parasitic load (first element) would be as follows: 
L = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3  0 1 2 3  01 2 3  0 1  2 3  0 1 2 3  01  3 (1) 1 
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TABLE IV. - DECODER BINARY TO  SPECIAL CODE 
CONVERSION FOR VARIOUS PULSE ERFIDR  COUNTS 
Pu l se   e r ro r  Binary  Unit  load I count  input 
(base 10) z3 L~  L~ L~ L~ L~ 2° 2l 22 
I Special  code  input I Special  code  output I 
- 
0 
0 
0 
0 
0 
0 
0 
0 
1 
~ 
- 
0 
0 
0 
0 
1 
1 
1 
1 
0 -
- 
0 
0 
1 
1 
0 
0 
1 
1 
0 -
- 
0 
1 
0 
1 
0 
1 
0 
1 
0 
~ 
1 1  
1 1 1  1 1  1 
aLoad  L is first single unit load (ll); load L2 is 
second single unit load (12); load L, is f i rs t  
double unit load (21); load L4 is second double 
unit load (22); load Lg is third double unit 
load (2,). 
1 
Figure  9. - B ina ry   t o  special code conversion decoder (first  element  only). 
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This Boolean transmission equation  can  be  synthesized by the use of NAND gates and 
NOR gates as illustrated  in  figure  9. 
The  complete  derivation of the  matrix  circuit,  in  addition  to  an  alternative code 
conversion, is given in appendix B. The  special  decoder  has  some  interesting  proper- 
ties. As can  be  seen  from  table IV, wherever  possible,  the  transformation  uses  two 
single  unit  loads  instead of one double  unit of load.  The  advantage of this  arrangement 
is that,  in  the  event of a malfunction,  the  load  resolution e r r o r  is minimized.  The 
probabilities that a single unit  load  and a double unit load a r e  being used a r e   a s  follows: 
Pr[L1] = P ~ [ L ~ ]  = - 6 
9 
Pr[L3] = Pr[L4] = Pr[L5] = - 4
9 
The  probabilities that a  specific unit of load is used  assumes  that any frequency  de- 
viation  in  the  range 400.00 to 400.08 hertz is equally  probable. 
In this  system,  the  deviations 0.07 and 0.08  hertz  are  overload conditions. There- 
fore, with the  deviation  limited  to 0.00 to 0.06 hertz,  the  probabilities that a specific 
unit  load is used a r e  as follows: 
Pr[L1 J = - 5 
7 
Pr[L2] = - 4 
7 
Pr[L ] = Pr[L4] = Pr[L5] = - 2 
7 3 
Power-output  stage. - Figure 10 shows  the  logic  drawing  for  the  time-delayed 
silicon-controlled-rectifier firing  circuit. FF4 prevents NOR gate 6 from  transferring 
the  pulse e r ro r  count from the  magnitude error  detector  to  the SCR power  stage  until  the 
first 19T (leading edge) period count. 
This  19T  (leading  edge) delay in  the  transfer of the loading data  to  the SCR occurs 
only during initial turnon of the  speed  controller.  During  subsequent  sampling  cycles, 
the loading data will be transferred at 17TR2. 
NOR gate 8 allows  the  parasitic-load  data  to  be  applied only during  the  zero  voltage 
crossover (0 to  15 V) of the  alternator output line  voltage. This SCR firing  scheme  mini- 
mizes  the  load  current  switching  transients. 
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( input)  
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Reset  signal 
Figure 10. - Block diagram for power  output stage (+  group). 
NOR gate 6 controls the monostable one-shot multivibrator (1). The one shot, to- 
gether with a high-level SCR gate  signal, is used  to  provide  "hard-firing" of the  silicon- 
controlled  rectifiers and to  minimize  the  duration of gate  power  applied  to  the  silicon- 
controlled  rectifiers. FF4, NOR gates 6 and 8, and one-shot 1 provide  the  firing  logic 
for  the +- group of SCR's. A similar  arrangement of logic modules controls the - group. 
"Hard-firing" is defined as the  application of the  maximum  rated  direct-current 
triggering  current  and/or  voltage  to  the  gate of an SCR, wherein the buildup of the  cur- 
rent wave shape is very  short (<25  percent) when compared  to  the  device  turnon  time. 
A separate 15-volt  power  supply is used  for  the SCR gate  circuits.  The  gate signal is 
coupled to  the SCR by use of a pulse  transformer.  The  pulse  transformer T1 w a s  in- 
corporated  into  the  firing  circuit  to  balance out the  delay  caused by the  addition of the 
pulse  transformer  T2.  Transformer T2 is required  for  decoupling of the  ground  between 
the  negative  group of silicon-controlled  rectifiers  and  their  respective  firing  circuits. 
The  actual  turnon of the SCR may be  delayed and is a function of several  parameters, 
such as the  instantaneous  value of line  voltage,  the  line  frequency,  the SCR turnon 
time,  the  alternator  armature  inductance, and the  number of discrete  parasitic-load 
steps.  This  delay is expected  to  be of the  order of 1 degree. 
The  maximum  time  required  to  change  from one unit of parasitic  load  to  another is 
nominally 42.5 milliseconds (time to reach 17TR2). The system ramifications of 
switching  from  one  load  to  another are discussed  further in the  section FREQUENCY 
ERROR  ANALYSIS. 
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Power Consumption 
The  digital  speed  controller as illustrated  in  appendix A consists of NAND and NOR 
type logic modules, flip-flop multivibrators, one-shot multivibrators, inverters, a 
crystal  oscillator,  silicon-controlled  rectifiers,  and  the  associated power  supplies re- 
quired  for  these  components.  The  estimated  quantity of each of these  components is 
listed  in  the following table: 
Component 
NAND/NOR gate 
FF multivibrator 
FF one-shot  multivibrator 
Inverting  amplifier 
Crystal  oscillator 
Silicon-controlled  rectifier 
Power supply 
Quantity 
30 
The  power  consumption within these  components is approximately 175 watts at min- 
imum  parasitic  load.  Approximately 60 percent of this  power  loss is consumed  in  the 
associated power supplies.  The  power  consumption at maximum  parasitic  load is ap- 
proximately 475 watts. This  additional  power  loss (300 W) is consumed  in  the  power- 
output stage,  specifically  in  the  silicon-controlled  rectifiers and their  firing  circuits. 
These  losses  in  the power-output stage  do not affect  system  efficiency;  however, they do 
increase  the  thermal  load on the  coolant  system.  The  system  efficiency is determined 
at a  maximum  useful  (vehicle) load  condition (minimum  parasitic  load). 
FREQUENCY ERROR ANALYSIS 
The  topics of concern  here are the  effect of the  various  delays  generated by the  com- 
ponent propagation  delays  and  the  synchronizing  technique on the  speed  controller. 
Propagation  Delays  Associated With  the  Deviat ion Error Signal 
In  order  to  minimize  the  timing  errors of the  speed  controller, the  synchronism 
or  coincidence between the E+, fief, 1-megahertz  subcarrier  and  the 16th count of the 
period  counter  must  be  maintained.  These signals combine  to  generate  the  frequency 
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error  signal  supplied  to  the  temporary  storage  subcircuit of the  magnitude error  de- 
tector. 
The  circuit as shown in figure  6  illustrates this relation  for  line  frequencies  where 
fline > fief. The E+ synchronism with the reference frequency fref is illustrated in 
the  timing  drawing of figure  6.  Since NAND logic  gates  have  an  average  propagation  de- 
lay of 50 nanoseconds (80 nsec  max, ref. ?) , the  l-megahertz  subcarrier will require 
the  insertion of an  additional  delay  using NAND logic  modules to  maintain  the  synchro- 
nism  through NAND gate 11. The  1-megahertz  subcarrier is generated at the  same  time 
as the fief signal. The synchronism of the 1-megahertz subcarrier through NAND 
gate 11 maintains  the  synchronism of the  right  terminus of the  subcarrier  pulses with the 
right  terminus of the difference signal E + .  The importance of this  synchronism is dis- 
cussed  in  the  section  Speed-Controller  Transfer  Frequencies. 
Likewise,  the  synchronism of the  16th  period count (right  terminus)  has  to  be  main- 
tained with  the pulse e r ror  count  signal (output of NAND gate 11). A time  shift  between 
these two signals could result  in  the  loss of 1 or more  error  counts.  This would result 
in  an  incorrect  parasitic-load  application  for a given  useful  load  condition  (line fre- 
quency).  This  time  shift would be controlled by the  addition of a  delay  to  the  period 
count circuit. The relative  delays  incurred by the  various  circuit  functions  are as in- 
dicated  in  figure 11. The  total  delay is of the  order of 2000 nanoseconds. The amount 
of added  delay would depend upon the  particular  speed-controller  prototype.  The IC 
modules  contain  several  circuit  functions;  for  instance,  four  logic  gates are available 
on one circuit module. The magnitude of these additional  delays would be determined 
during  the  speed-controller  initial  checkout.  This would be  incorporated a s  a calibra- 
tion  procedure following fabrication. Appendix A illustrates  the  location of these  cir- 
cuits  as  required  to  balance out the  propagation e r rors .  
I /t"550 nsec 
f Ti n e  
,--1100 nsec 
,"00 nsec 
1T 
Figure 1L - Relative  delays in generation of pulse  error  count  (uncompensated) 
(not to scale). 
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Speed-Controller  Transfer  Frequencies 
The  object of this  section is to  determine  the  range of frequencies  in which the  speed 
controller  switches  from one  value of parasitic load  to  another.  From  the  timing  dia- 
gram of figure 6, it can  be  seen that the  terminus  (right  side) of the  frequency  difference 
signal c+ is synchronous with the reference frequency fief, and the left side is syn- 
chronous with the  line  frequency fline. 
(fsc) to  generate a pulse  error count (€3 (fsc) as indicated  in  figure 12. 
This difference signal E+ is combined with the 1-megahertz subcarrier frequency 
Frequency 
error, 
Hz 
0. 08 
.07 
.05 
. 05 
.M 
, 03 
.a? 
.01 
Error signals 
f,, = 1 MHz 
1 
0 
fief synchronism -1 
Figure 12. - Deviation error detector output. 
Figure 1 2  not only indicates  the  relation  between  the  frequency e r ro r  and the  number 
of logic error  pulses but more  importantly  illustrates  the  time  relation between the 
1-megahertz  subcarrier and the E+ (difference) signal. A s  discussed in the previous 
section,  the  right  sides  (termini) of both the  subcarrier and the  difference  signal a r e  in 
coincidence by the  use of inserted  delays. 
To  determine  the  line  frequency at which the  speed  controller  switches  parasitic 
load, assume  the logic circuits do  not respond  to a pulse width less than 50 nanoseconds. 
The  possible  speed-controller  switching  times  for a frequency er ror  of 1 count a re  
shown in  figure  13. 
The difference signal E+ as shown in figure 13 is continuously variable. The dif- 
ference signal is illustrated a s  the difference between fline synchronism and fref 
synchronism. The figure indicates the relation to obtain 1 e r ro r  pulse (1 MHz). The 
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1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
0 
Pulse fref  synchronism 
error ,T f l ine  
count - // , / synchronism + - O n e  cycle of subcarrier  (one-pulse  error  count) , 
I 
I 
I 
I n 
I 
I Logic gate delay 4 
50 nsec 
E +  - 
Figure 13. - Range of positive difference error signal C' for error  count of 1. 
time  base of the  difference  signal E+ therefore  can vary from 550 to 1550 nanoseconds 
and still contain only the 1 error  pulse.  The bottom  wave  shape of figure 13 indicates a 
zero  error count since the difference signal E+ is less than 50 nanoseconds. 
Based on this  variation of E + ,  the lower limit of fline and the upper limit of flhe 
at which the  parasitic  load will transfer is determined by the following analysis.  The 
time  base for a half cycle of f is line 
550 nSec = 17.74 nsec/half cycle 
31 half cycles 
1550 nSec = 50.00 nsec/half cycle 
31 half cycles 
where 31 is the  number of half cycles  through  the  16th  period  count. 
between fief and fline is 
tref - tline = (2) (17.74 nsec) = 35.48 nsec 
'ref - 'line = (2) (50 nsec) = 100 nsec 
The  period e r ro r  
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However 
tref = 2 500 000 nsec 
From equation (2) 
'line lower  limit = 2 499 964.52  nsec 
From  equation (3) 
'line upper  limit = 2 499 900.00  nsec 
Then 
- 1 
fline lower limit - 499 964. 52 nSec = 400.0056768 HZ 
Therefore,  the  speed  controller  will  switch  from 1 unit of power to  2 units of power at 
an  alternator  frequency  2400.016  hertz.  The  speed  controller  will  switch  from 1 unit 
of power to  zero units of power at an  alternator  line  frequency  5400.00567  hertz. 
Table V lists the  transfer  frequencies  for unit  loads  from  zero to 8. Note that  adjacent 
loads  transfer at the  same  frequency. Figure 14  graphically  illustrates  this  range of 
TABLE V .  - SPEED-CONTROLLER 
TRANSFER FREQUENCIES 
1 I Parasitic  load T 
Initial 
5 
26 
Final 
1 
2 
3 
4 
5 
6 
7 
8 
Transfer  frequency, 
HZ 
~~ 
400.0057 
400.0160 
400.0263 
400.0366 
400.0470 
400.0573 
400.0676 
400.0780 
*r 
"I 
400.10 
Line frequency, Hz 
Figure 14. -Transfer   f requency of speed contro l ler   for  
increments of l ine  frequency. 
" ... I .. . . . .  
transfer  frequencies as a function of the  control  characteristic  previously  discussed  in 
figure 2.  The  significant feature of figure 14 is that  the  transfer of parasitic  load takes 
place without any  overlap  in  frequency. An overlap  in load transfer  frequency  presents 
load instabilities. 
The  transfer  frequencies  for  adjacent  loads  can be separated.  This in effect would 
generate a frequency  dead  band  between  the  adjacent  values of parasitic load.  The  tech- 
nique would effectively consist of subdividing the first pulse  error count  and would 
thereby determine where in the cycle flhe synchronism occurs (see fig. 13). This 
information would be used  to  increase or decrease  the  number  in  the  temporary  storage 
counter by 1 count.  This  modification would involve gating on a separate output signal 
from  the  5-megahertz  frequency  reference  during  the first pulse e r ro r  count.  The num- 
ber of 5-megahertz  pulses which are counted would modify the output signal of the  tem- 
porary  storage  counter by 1 count. It would be  necessary  to  change  the  configuration of 
the  temporary  counter  from  an  up-count  to  an up-count,  down-count counter  like  that 
used in the  permanent  storage  counter  circuit  (ref. 8).  This  modification  to  provide a 
control  dead band was not included  in  this  design  since  the  need  for  a  control  dead band 
was considered  unnecessary at this  time. 
PROPOSED SPEED-CONTROLLER CIRCUIT 
Subcircuit Analysis 
The  system  parameters of a  proposed  speed  controller are  discussed  in  this  section. 
The  conceptual  speed  controller as discussed  to  this point served  to  establish  the  basis 
for  the  design  approach.  The  system  parameters of these two concepts are itemized  in 
table VI. The  proposed  speed  controller  incorporates a digital  vernier (fine control) 
-~ ~ 
Speed- 
controller 
concept 
~~ 
A 
B 
." . 
Logic type 
. .~ 
. ~~~~~~~ 
5 percent  TTL, 
95 percent  DTL 
25 percent  TTL, 
75 percent  DTL 
TABLE VI. - COMPARISON OF SPEED-CONTROLLER CONCEPTS 
~~ 
Number 
of PLR 
steps 
a 
40 
Discrete  Parasitic 
number I power/ 
loads 
- "1- ~ 
5 
a 
'alt/' 
Relative 
voltage 
modula- 
tion 
1.0 
. 2  
Relative 
f r e -  
Subcarrier 
frequency, 
quency f,,, 
modula- MHz 
tion 
I 
1.0 1 
.2 5 
aperid of control  range = 1 - 1 - Af 
fief fzero useful  oad  (fref)(fzero  useful  oad) 
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feature  for  the  purpose of reducing  the  magnitude of the  parasitic power fluctuation  and 
thereby  the  frequency  modulation  level. 
The  fine  control feature (vernier) is obtained by changing  the  subcarrier  frequency 
to  5 megahertz and using  the  increased  number of e r ro r  pulse  counts  to  apply  additional 
units of parasitic load (PLR) . 
The  basic  equation  relating  the  speed-controller  parameters is 
Number of parasitic load steps = (Sampling delay) - - 1 (fsc) ( 4) 
(fr:f fzero useful  oad 
A s  can  be  seen,  the  three  parameters  determining  the  number of parasitic load steps 
are (1) the  sampling  delay, (2) the  period of the  control  range, and (3) the  frequency of 
the  subcarrier. The  sampling  delay is defined as the  number of cycles of alternator  line 
frequency which occur, after the start of a sampling  cycle,  before  the  number of sub- 
carrier  pulses are counted  (which determines  the  error  pulse  count).  The  period of the 
control range is defined as l/fref - l/fzero useful load. The first two parameters re- 
flect  directly  in  the  performance of the  speed  control  system.  The  third  parameter,  the 
subcarrier  frequency,  does not  appear in the  system  characteristics;  therefore, it can 
be changed  without affecting  the  performance  limits of the  system. 
In  reference  to equation (4), the  sampling  delay  remains at 16 cycles.  This  results 
in  the  speed  controller  maintaining  the  same  response time for a change  in system fre- 
quency. The period of the control range l/fref - l/fzerO useful load remains the same 
at 0.4999 microsecond.  (The  control  range  in terms of frequency  remains at 0.08 Hz.) 
The  gain of the  frequency  loop within the power generating  system  will  remain unchanged 
and as a result should  not present any additional  control  problems.  The  error  pulse 
count,  using  the  5-megahertz  subcarrier, is five  times  the  previous  error  pulse  count. 
The  maximum error  pulse count is 40, as compared with the  previous  pulse count of 8. 
A s  before,.  the  number of parasitic-load  steps is equal to  the  error  pulse  count.  This 
results  in  the  parasitic load  having 40 steps. 
The  availability of an  error  pulse count of 40 results  in  the  parasitic-load  line fre- 
quency relation  indicated  in  table VII. The  proposed  speed  controller  incorporates a 
coarse-fine  control  function,  where  the  fine  control  consists of the  tenth  values (0.2, 
0.4, 0.6, 0.8) and the coarse control consists of the values 1.0, 2.0, 3.0 ,  4.0, and 5.0. 
The  decoder  conversion would take  the  form  illustrated  in  table VIII. The  number of 
physical  parasitic  loads  required  to  provide  the 40 parasitic-load  steps is 8. 
The  same  parasitic-load  element  use  factor  consideration  applies  to  the  fine  control 
feature as to  the  coarse  control.  The  fine  control  consists of two  elements  rated at a 
0 .2  value of parasitic load  and one element  rated at  a 0.4 value.  The  development of the 
diode  matrix  circuit  for  this code converter is not  detailed  here;  however,  the  procedure 
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TABLE VII. - PARASITIC-LOAD TRANSFER FREQUENCIES FOR 
- 
Pulse  error  
count 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14  
15 
16 
17 
18 
19 
20 
-. 
40 ERROR  PULSE COUNT 
Line  Parasitic 
frequency, load 
Hz 
400.002 
400.004 
400.006 
400.008 
400.010 
400.012 
400.014 
400.016 
400.018 
400.020 
400.022 
400.024 
400.026 
400.028 
400.030 
400.032 
400.034 
400.036 
400.038 
400.040 
I 
~ 
0.2 
. 4  
. 6  
. 8  
1.0 
1.2 
1.4 
1.6 
1.8 
2.0 
2.2 
2.4 
2.6 
2.8 
3.0 
3.2 
3.4 
3.6 
3.8 
4.0 
Pulse e r r o r  
2 1  
22 
23 
24 
25 
26 
27 
28 
29 
30 
31  
32 
33 
34 
35 
36 
37 
38 
39 
40 
Line  Parasitic 
frequency, load 
Hz 
400.042 
400.044 
400.046 
400.048 
400.050 
400.052 
400.054 
400.056 
400.058 
400.060 
400.062 
400.064 
400.066 
400.068 
400.070 
400.072 
400.074 
400.076 
400.078 
400.080 
4.2 
4.4 
4.6 
4.8 
5.0 
5.2 
5.4 
5.6 
5.8 
6.0 
6.2 
6.4 
6.6 
6.8 
7.0 
7.2 
7.4 
7.6 
7. 8 
8.0 
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TABLE V m .  - DECODER BINARY TO SPECIAL CODE CONVERSION FOR 
Pulse err01 
count 
(base 10) 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
VARIOUS PULSP  PRROR COUNTS 
- 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
D 
1 
D 
1 
3 
1 
0 
1 
0 
1 
0 
1 
0 
1 
D 
- 
Binary input 
Special  code  input 
- 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
D 
D 
1 
1 
3 
1 
1 
L 
3 
3 
1 
I 
1 
1 
I 
D 
D 
1 
1 
3 
3 
1 
1 
1 - 
- 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0 
D 
D 
D 
1 
1 
1 
1 
3 
3 
3 
3 
1 
1 
1 
i 
D 
D 
D 
3 
1 
1 
1 
1 
1 
- 
- 
a 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
D 
D 
D 
D 
1 
1 
1 
1 
1 
1 
1 
I 
0 
0 
D 
D 
D 
D 
D 
3 
L 
- 
- 
C 
0 
0 
a 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
I 
1 
L 
1 
0 
0 
0 
0 
D 
D 
D 
D 
3 
- 
- 
c 
c 
C 
C 
C 
a 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
D 
0 
D 
D 
3 
3 
1 
1 
1 
1 
1 
1 
1 
1 
1 
- 
Parasitic  load 
0.2 0.2 0.4 l1 l2 21  22  2: 
Special  code  output 
- 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
1 
1 
0 
1 
0 
- 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
0 
1 
1 
1 
0 
= 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
0 
0 
1 
1 
0 
= 
- 
C 
a 
a 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
I 
1 
1 
1 
D 
D 
D 
D 
3 
L 
- 
c 
c 
C 
C 
C 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
D 
D 
3 
3 
3 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
- 
( 
( 
c 
( 
( 
c 
c 
c 
C 
a 
a 
0 
0 
0 
0 
0 
D 
D 
D 
D 
1 
1 
L 
1 
1 
1 
1 
1 
I 
1 
1 
J 
D 
D 
3 
1 
1 
1 
1 
1 
1 
- 
- 
C 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
D 
D 
D 
0 
3 
1 
1 
L 
1 
1 
1 
I 
1 
1 
1 
1 
1 
1 
1 
L 
1 
- 
Frequency 
deviation, 
HZ 
0.000 
.002 
.004 
.006 
.008 
.OlO 
.012 
.014 
,016 
.018 
,020 
,022 
.024 
.026 
,028 
.030 
.032 
.034 
.036 
,038 
.040 
,042 
.044 
,046 
.048 
. 0 50 
.052 
,054 
.056 
,058 
.060 
.062 
.064 
,066 
,068 
,070 
,072 
.074 
.076 
.078 
.080 
. .. 
is outlined  in  appendix 33 for  the  conceptual  design  case. 
The  modulation of the  alternator output  voltage  wave, as discussed  in  the  section 
SPEED-CONTROL  SYSTEM, is the result of applying loads of varying  magnitude to the 
alternator.  The  voltage  modulation  level  (table VI) relates the  modulation of the  concep- 
tual speed  controller  (concept A) to  that of the  proposed  version  (concept 33). 
is approximately 20 percent of the  conceptual  design having  8 load  steps.  This  level of 
modulation represents a worst  case condition  since it assumes  the  voltage  regulator will 
not  respond  to  load  changes  occurring at a 200-hertz rate. The level of modulation would 
be  reduced if the  regulator  did  respond  to a load rate of this  magnitude.  The  absolute 
magnitude of voltage  modulation,  and  frequency  modulation as well,  has  not  been  com- 
puted . 
As noted,  the  voltage  modulation for speed  controllers having 40 parasitic-load  steps 
The  modifications  to  the  basic  speed  controller as required  to  obtain 40 levels of 
(1) The  frequency of the  subcarrier would be changed from 1 to 5  megahertz. 
(2) The  logic circuits  in  the  deviation  error  detector and the  magnitude error  de- 
parasitic load are the following: 
tector would require  the  use of TTL logic  modules  instead of the  DTL  modules. 
(3) The  storage  capacity of the  temporary  storage  subcircuit and the  permanent 
storage  subcircuit would have  to be increased  from  the  present count of 1 5   ( m u )   t o  a
count of 63 ( m a ) .  Specifically, six bistable  flip-flops would be required in each  storage 
register  instead of the  present  four. 
(4) The  special  decoder would take  the  form  illustrated  in  table VIII. This would 
(5) The  number of power-output stages and discrete  parasitic-load  registors 
replace  the  decoder  for  the  basic  speed-controller  concept. 
(PIX'S) would increase  to  eight  from  the  present  five. 
Operation  at  Higher  Frequencies 
The  digital  speed  controller is designed  for  use on a  400-hertz power generating 
system. The information  presented  in  this  section  considers  the  modifications and per- 
formance  characteristics  resulting  from  operation at a higher  line  frequency. A line 
frequency of 1200 hertz was arbitrarily  chosen  for  this analysis. Equation (4) relates 
the  various  parameters at the speed  controller.  The  number of discrete  PLR's will 
change from  five  to  eight (40 steps). The  sampling  delay  will  be  increased by a factor 
of 3 to  48 (the  ratio of line  frequency).  This  selection  for  the  sampling  delay  maintains 
the  response of the  speed  controller  to a change  in  frequency at approximately 50 milli- 
seconds.  The  frequency  control range in this  example will remain at 0.08  hertz, which 
results in a period  for  the  control range of 55.5 nanoseconds. This  assumption  main- 
tains  the  present  relation of 1 e r ro r  pulse count for  each  step. 
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Based on these  assumptions,  the  resultant  subcarrier  frequency  (from  eq. (4)) is 
A 15-megahertz  subcarrier r e q e e s  the  use of second-generation  TTL  logic 
modules which  have a propagation  delay of approximately 6 nanoseconds. An analysis 
of the  switching  frequency, as dicsussed  in  the  section  Speed-Controller  Transfer Fre- 
quencies, indicates the difference signal E+ can  vary  from 39.33 t o  105.99 nanoseconds 
for 1 e r r o r  pulse.  This results in  an fline lower  limit of 1200.001672 hertz and an 
fline 
0,002-hertz  increments,  the fl,i,ne lower  limit  must  be  11200.00 1 hertz, while the 
fline 
and  the fline upper  limit as computed  above are in  agreement with this  limitation. 
in the  frequency  reference,  including  the countdown circuit,  in  the maximum  count  capa- 
city of the fline period  counter,  and  to  TTL  logic  modules,  in  the  deviation  error  de- 
tector, magnitude error  detector, and strobe generator. The hardware is commercially 
available  to  provide  these  functions. 
15  megahertz. 
upper  limit of 1200.002086 hertz.  Since  the  speed  controller  applies  load  in 
upper limit must be S1200.003 hertz. The magnitudes of the fline lower limit 
The  design of a speed  controller  for  operation at 1200 hertz would require a change 
Operation at Lower Power Level per Speed-Controller Load Step 
The  power level at which a given  digital  speed  controller  can  perform is governed 
by the  number of discrete  parasitic-load  steps within the  controller.  The  effect of de- 
creasing  the power level results in a decrease  in  voltage  modulation on the  alternator 
output for a given  speed-controller  design.  Previous  investigations  indicate  the  voltage 
change at  the  useful  load  bus is directly  proportional  to  the  magnitude of the  load  change 
relative  to  the  alternator  capacity.  This  assumes  that  the  frequency  corresponding  to 
the  speed-controller  sampling  cycle is higher  than  that  frequency which the  voltage regu- 
lator  can follow. For modulation  frequencies  within  the  response  capability of the  volt- 
age  regulator,  the  level of modulation would be less. 
A s  a first-order  approximation,  the  voltage  change at the  alternator  load  bus  for a 
change  in  load  can be defined by 
AV = Eline 
Number of effective PLR steps 
where E is the root-mean-square alternator voltage. Since voltage modulation is de- 
fined as 
32 
Percent  voltage  modulation = Emin 
+ Emin 
- 
the  voltage  modulation  can be expressed in terms of parasitic-load  steps as 
Percent  voltage  modulation = 50 (6) 
Number of effective  PLR  steps 
A speed  controller having 40 parasitic load steps  muld  generate a voltage  modulation 
level of approximately 1.25 percent.  The  frequency of this modulation  could vary from 
nearly  zero  to 3 percent of line  frequency, depending on the  specific  value of line fre- 
quency for a given power system.  This  relation  applies for all digital-speed-controller 
designs in which the  sampling  delay  varies  directly with the  system  frequency. 
SUMMARY OF RESULTS 
An investigation of a parasitic-loading  digital  speed  controller  for  a  400-hertz 
turbine-driven  alternator  produced  the following results: 
1. The  range of frequency  control  for  the  speed  controller is 0.02 percent (0 .08  Hz). 
2. The  recovery  time  for a step load  change is nominally 50 milliseconds. 
3 .  With the  addition of the  fine-course feature (40-step  parasitic  load),  the  voltage 
modulation would be  nominally 13 percent. 
alternator  frequencies and  power levels. 
1 
4. The  speed  controller  has  the  capability of being  scaled  for  operation  at  different 
Lewis Research  Center, 
National  Aeronautics and Space  Administration, 
Cleveland, Ohio, July 26, 1971, 
120-27. 
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APPENDIX A 
PROPOSED DIGITAL SPEED CONTROLLER 
The  schematic  diagram of the  conceptual  digital  speed  controller is presented  in 
figure 15. The  figure  illustrates  the  required  subcircuits  except  those within the IC 
packages (which are from a commercial  supplier) and  the  special  decoder.  The  decoder 
subcircuit is presented  separately  in appendix B. 
The  schematic  diagram  includes all power supplies  and  the  startup logic. The 
startup logic  involves  delaying  the  turnon of the  synchronous  counters in the  frequency 
reference and the fline period counter until the initial reset pulse has occurred. This 
sequence resets all the IC storage  modules and thereby  removes any data  the  speed  con- 
troller may have  retained  from  previous  use. 
A timing  diagram  for  the  speed  controller is illustrated  in  figure  16.  The  relation 
among  the  significant  signals as generated by the  various  subcircuits is presented  in 
this  figure.  Figure  16, when used  in  conjunction with figure  15, will simplify  the  task 
of determining  the  generation  and  the flow of a frequency  error  signal through  the  speed 
controller. The signal flow chart,  table I X ,  provides a guide to  the  sequential  operation 
of the  various  subcircuits.  The  signal flow is itemized as a function of the  line  frequency 
fline 
speed  controller  for  an  assumed  load  transient which generates  frequency errors  during 
consecutive sampling periods of 0.10, 0.01, -0.01, and 0.01 hertz.  The  signal flow is 
initiated at the beginning of a sampling  cycle  in which the flhe period  counter  has a 
zero count. 
period  count.  The  chart  follows  the  progression of the e r ro r  signal  through  the 
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Figure 15. - Schematic diagram 
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of digital speed controller. 
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Figure 16. - Timing diagram for digital speed controller. Asterisk denotes assumption of f u l l  waveform of fline; 
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I 
I 
In 
n I n 
k P  r - l  
this  is  not  necessarily  true,  but  after 17 T, th is  assumption  is valid. Sampling  cycles  after  startup  cycle  end  at 17 T. 
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TABLE E. - SIGNAL FLOW CHART FOR DIGITAL SPEED  CONTROLLER 
Logic  signal, 
time/fline  count' 
1T 
2T to  14T 
15T 
16T 
1 6 . 5 T [ E ]  
17T 
17TR1 
17TR2 
17TR3 
aAt  leading  edge. 
Circuit  response 
fline period counter active, FF2 is se t  0 to  1(Q) 
FF6 is set   f rom 0 to  1(Q) 
FF1 is reset  to  1(Q) 
FF3  is rese t   to  O(Q) 
fline period counter active 
Temporary  storage is reset   to  0000 
Pu l se   e r ro r  count  gated  izto  temporary  storage;  assunle 
pulse   error  count of 10, 8 does  inhibit NAND-1 
E+ and f gated into low-frequency detector; error 
count  stored  in  temporary  storage is 8; low-frequency 
detector  output  signal (A 3 B) is zero V 
fsc is gated into strobe generator 
Low-frequency  detector  strobe is activated; A > B 
signal is stored in FF3, where A > B = fline 
Note: Assume  that A > B (i. e .  , fline > fie$ and  normal 
output (Q) of FF3  does not reset   temporary  storage  to 
0000 
Temporary  storage  error count is transferred  into  per- 
manent  storage;  permanent  storage  data  are  transferred 
into  special  decoder 
l1 load data are gated into Q1 gate  circuit   at  fline (cpA): 
into Q3 gate  circuit  at fline (qB): into  Q5  gate  circuit  at 
- 
~~~ 
' fief 
fline ( F J a  
l1 load data a r e  gated into Q2 gate circuit at fline (cpA): 
into  Q4  gate  circuit  at fline (cpB): into  Q6  gate  circuit at 
fline ( m a  
50 psec  pulse  is  applied  to  Q1, which is conducting, Q3, 
which is  conducting,  and  Q5,  which  begins  to  conduct 
Gates off fsc into strobe generator and rese ts   same  f rom 
11 to 00 
Resets FF6 from 1 to 0; this signal gates off clock 
(5 MHz) and resets  divide-by-5 and  divide-by-2500 
counters 
fline period counter is rese t   to  00000 
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TABLE M. - Continued. SIGNAL FIDW CHART FOR DIGITAL 
SPEED CONTROLLER 
- ~~ ~. 
Circuit  response 
Sets FF6,  which gates clock into divide-by-5 and 
divide-by-2500 counters 
Sets FF2 from 0 to 1; E+ and 7 are gated into low- 
frequency  detector 
Resets FF1 to 1(&) 
Resets FF3 to O ( Q )  
fline period counter active 
fline period counter active 
Temporary  storage is reset  to 0000 
Pulse   error  count  gated  into  temporary  storage 
Assume  pulse  error count of 1 
E+ and are gated  into  low-frequency  detector 
fsc is gated into strobe generator 
Low-frequency  detector  strobe is activated;  A > B 
(assumed) signal is stored in FF3, where 
A > B = flhe > fref 
Temporary  storage  error  count  is  transferred  into 
permanent  storage 
Permanent  storage  data  are  transferred into special 
decoder;  this  error  is  then  applied  to SCR circuits 
50 psec  pulse  is  applied  to SCR gates 
Gates off fsc into strobe generator and resets same 
from 11 to 00 
Resets FF6 from 1 to 0; this signal gates off clock 
and  resets  divide-by-5  and divide-by-2500 counters 
fline period counter is reset  to 00000 
Next fline period arrives; fline period counter active 
Sets   FF6,  which gates clock into divide-by-5 counter 
Sets FF2 from 0 to 1; E+ and E- are gated into low- 
frequency  detector 
Resets FF1 to 1(Q? 
Resets FF3 to O ( Q )  
. -~ .~ 
" .  
= ~~ 
~ . - = 
. ~~ ~ 
~ . - . . ". . ~~ 
= ~" 
." ~ - .  . ~~ 
- 
~ - = ~-~ . . 
aAt leading  edge. 
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TABLE IX. - Concluded. SIGNAL FLOW CHART FOR DIGITAL 
SPEEDCONTROLLER 
time/fline  count 
1 
2T  to 14T 
15T 
16T 
16.5T[=j 
17T 
17TR 1 
1 17TR2 
17TR3 
I 
I 
1 7  
2T to  14T 
I 16T 
Circuit  response 
"~ 
fline period counter active 
Temporary  storage is reset   to  0000 
Pulse   error  count i s  gated  into  temporary  storage 
Assume pulse error count of -1 ( i . e . ,  magnitude 1, and 
fief > fline) . . -~ 
E+ and 7 are gated into low-frequency detector; 
B > A due  to  assumed  frequency  error;  therefore, 
A 1. B signal is equal to 1 
fsc is gated into strobe generator 
Low-frequency strobe is activated; A 2 B  signal  is  equal 
to 1; this signal does not set   FF3 
fline 2 fief signal  resets  temporary  storage  to 0000 
0000 e r r o r  count  from  temporary  storage is transferred 
to  permanent  storage;  permanent  storage  data are trans- 
ferred  into  special  decoder;  these  error  data are then 
applied to SCR circuits;  all  load is removed  (no  SCR's 
are conducting) 
Gates off fSc into strobe generator and resets generator 
from 11 to 00 
Resets FF6 from 1 to 0; this signal gates off clock and 
resets  divide-by-5  and divide-by-2500 counters 
fline period counter i s   rese t   to  00000 
Sets FF6, which gates clock into divide-by-5 and divide- 
by-2500 counters 
Sets FF2 from 0 to 1; E+ and are gated  into low- 
Prequency detector 
Resets FF1 to l(6) 
3esets  FF2  to O(Q) 
'line period counter active 
'line period counter active 
remporary  storage  is reset to 0000 
?ulse   error  count is gated  into  temporary  storage;  assume 
mlse e r r o r  count of 1 
- 
~ ~ -~ 
. ~~ . . " - ~ ~. 
-=" - 
- 
~ .. ____ 
_____ 
-~ ~ 
aAt leading  edge. 
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APPENDIX B 
DECODER 
The  advantages of the decoder are discussed  in  the  section CONCEPTUAL SPEED- 
CONTROLLER CIRCUIT - Subcircuit  Analysis.  Table IV presents a conversion  from 
binary  to  the  special  code.  Table IV, however,  illustrates  the output as a direct  function 
of the input. The schematic diagram, figure 15, indicates an inverted (negated) output 
is required.  This is accomplished by (1) rewriting  the  code output of table IV as a nega- 
tion of that  presented  and (2) recombining  these  loads  to  permit  the  maximum  use of 
single unit  load elements.  The  development of a  matrix  circuit  to  provide  this  function 
is described  in  this appendix and reference 9. The  information, which is based on 
table IV, including the  revisions  just  mentioned, is transformed into  the following 
Boolean transmission  equations  for  each  parasitic -load element: 
L1(<)=2 2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
L 2 ( < ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
L 4 ( 3 ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
"" 
0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
"_ - " " 
L 5 ( < ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
The  basic  concept of the  decoder is illustrated  in  figure 9. The Boolean equations  just 
given, which describe  the load element,  can  be  rewritten  as follows: 
L ( 1  ) = P E O  + . . . + P E 2  + PE3 + PE4 + . . . + P E 6  + P E 7  
- 
1 1  
L2(12) = PEO + PE1 + P E 2  + . . . + P E 4  + PE5 + P E 6  
L (Z-)  = PEO + PE1 + . . . + . . . + PE4 + PE5 3 1  
L4(22) = PEO + PE1 + PE2 + PE3 
- 
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I 
L5(23) = PEO + PE1 + PE2 + PE3 
- 
where PE is the pulse error count indicated in table IV. For ins t zce ,   PE4  is pulse 
e r ro r  count 4; PE4  corresponds with the binary number 2' 2 l  22 Z3 in the previous 
Boolean  equations. 
The  matrix  circuit of figure 17 is derived by utilizing  these  revised  equations.  Re- 
writing  the Boolean transmission  equations has resulted  in a reduction of 50 percent  in 
the  number of diodes  and resistor  elements  required.  Further  simplification of  the 
matrix  appears  feasible. 
The  alternative  decoder, as also mentioned  in  the section CONCEPTUAL SPEED- 
CONTROLLER CIRCUIT - Subcircuit  Analysis,  basically  differs  from  the  decoder  de- 
scribed  in  this  section  in  that all parasitic-load  elements are of the  same power  level. 
This  modification  simplifies  the  fabrication of the  PLR  assembly  since  the  diameter and 
Pulse  er ror   count  
F igure 17. - Schematic of diode matrix  board  for  special code conversion decoder. 
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length of each  element would be  the  same. However, this  modification  requires  the  use 
of eight  parasitic-load  elements  compared  to  the  five  mentioned in the  previous  discus- 
sion. 
The  conversion  from  the  pulse  error count to the special  code  for  this  alternative  de- 
coder is illustrated  in  table X. Any failure of a power  output stage will affect only one 
unit of parasitic  load  instead of possibly two. The  use  factor  for  each  element is nearly 
the  same;  for  example,  four  parasitic-loading  conditions  require  four  elements, while 
the  remaining loading conditions  each  use  five  elements. 
TABLE X .  - DECODER ALTERNATIVE BINARY TO 
SPECIAL CODE CONVERSION 
I 
. .-  . - . . 
Pulse e r r o r  
count 
(base 10) 
0 
1 
2 
3 
4 
5 
6 
7 
8 
Binary  input I - 
23 
- 
0 
0 
0 
0 
0 
0 
0 
0 
1 
I 
!O 
~~ - 
0 
1 
0 
1 
0 
1 
0 
1 
0 
- 
Negated  special  code  output I (unit  loads) - - 
l 2  - 
1 
0 
1 
1 
0 
1 
0 
0 
0 
I 
- - 
.2 
1 
1 
0 
1 
0 
1 
0 
0 
0 
- 
- 
- - 
l3 
- 
1 
1 
0 
1 
1 
0 
0 
0 
0 
- 
- - 
l 4  - 
1 
1 
1 
0 
1 
0 
0 
0 
0 
- 
1 
0 0  
0 1  
1 0  
0 0  
The  Boolean  transmission  equations for table X are as stated by the following equa- 
tions : 
Ll(<)"2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
"" 
0 1 2  3 0 1 2 3  0 1 2 3  0" 2 3  
L 2 ( % ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
"" 
0 1 2  3 0 1 2 3  0 1 2 3  0 7  2 3  
L 3 ( i J = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
"" 
0 1 2 3  0 1 2 3  0 1 2 3   0 1 2 3  
"" 
"" "_ - " " 
L4(<)=2 2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
L & ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
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Ls(i&2 2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3 -   0 1 2 3  
”” 
0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3  
”_ - ” ”- 
L7(i;T)=2 2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
”” 
0 1 2 3   0 1 2 3   0 1 2 3   0 1 2 3   o l 2 3  
“- - “ ”
L 8 ( G ) = 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 + 2  2 2 2 
By rewriting  these Boolean transmission  equations  in a manner  similar  to  that done 
on the  five-load-element  decoder,  the  diode  matrix  circuit for the  eight-load-element 
(alternative) decoder is developed. This matrix circuit is illustrated in figure 18. The 
matrix  circuit of figure 18 has not been  incorporated  into  this  digital-speed-controller 
concept  since  the  advantages for this  conversion  technique would be  determined  best by a 
systems  analysis  for a specific  application.  This  conclusion is beyond the  scope of the 
investigation of this  report. 
PEo PE1 PE2  3  PE4  S PEg PE7 
Pulse  er ror   count  
Figure  18. - Schematic of diode  matrix  board  (alternative) for special  code  conversion 
decoder. 
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